I. INTRODUCTION

M
ONOLITHIC inductors have been developed for a long time, and their characteristics, including loss mechanism, inductance, etc., have been surveyed in detail. This is one of the key components that determines the performance of RF circuits such as the noise figure of low-noise amplifiers [1] , the phase noise of oscillators [2] , etc. Until now, the monolithic inductor modeling focused on the analysis of the series inductance and series resistance rather than parasitic capacitances in the inductor. With higher operating frequencies, the parasitic capacitances will affect inductors more significantly. In this brief, distributed capacitance models (DCMs) of inductors are developed to accurately quantify the equivalent capacitive coupling capacitances between the two terminals and the equivalent capacitance between the metal track and the substrate .
II. CHARACTERISTICS OF ON-CHIP SPIRAL INDUCTOR
A monolithic inductor can be simply modeled as shown in Fig. 1 , where is the inductance, is the series resistance, and is the substrate resistance. The one-port inductor model not only avoids unnecessary complexity but also preserves the inductor characteristics. The quality factor of an inductor is an important parameter, which significantly affects the performances of RF circuits and systems. Thus, the is the most commonly quoted performance parameter of an inductor. The self-resonant frequency can be defined as the frequency while drops to zero. , and . The series inductance has been studied for a long time, and there are many methodologies to calculate , such as Greenhouse's formula [4] , empirical expressions [5] , ASITIC [6] , and physics-based closed-form expression [7] . While these literatures and simulators have addressed various highly accurate methodologies to calculate inductance value, there are fewer papers to accurately quantify and in the inductor, which also significantly affect the inductor characteristics especially at high frequencies.
A. Equivalent Capacitance Formula
To accurately quantify and in inductors, the proposed DCM can analytically calculate them rather than qualitatively approximate. The fundamental assumptions of DCM can be derived from the voltage distribution over the inductor, which is called voltage profile in [8] . For simplicity, the following assumptions are made.
1) The wiring metal width is much larger than the spacing, i.e., when one calculates the inductor's area and length, one can ignore spacing. 2) Voltage distribution is proportional to the lengths of the metal tracks, i.e., if the metal track is longer, the voltage drop on the track is larger [8] . 3) In the same turn, the voltage is regarded as constant and it is determined by averaging the beginning voltage and the ending voltage of the turn. In order to generalize the equivalent capacitance formula, suppose that a planar inductor has inner radius , metal width , and turns. The voltage profile across the planar inductor is shown in Fig. 2(a) , where the outermost turn is numbered as first turn and the innermost turn is numbered as th turn, and the top metal layer is regarded as th metal layer.
First, the lengths of each turn can be defined as , , and the total length is defined as . Each track area is defined as , , from first to th turn. As shown in Fig. 2(a) , the beginning voltage and the ending voltage of the th turn can be expressed as
where and is given as the applied voltage across the inductor.
According to assumption 3, the voltage of the th turn of the planar inductor can be derived as (3) where . So, the electrical energy stored in the capacitor between the th turn metal layer and the substrate can be expressed as (4) where represents the capacitance per unit area between the th metal layer and the substrate. The voltage difference between the th and th turn can be expressed as
Thus the electrical energy stored in the capacitor between the th and ( )th turn can be expressed as (6) where represents the capacitance per unit length between adjacent metal tracks. The electrical energy stored in the equivalent capacitor of the inductor can be divided into two parts: one is in the metal-to-metal capacitor, i.e.,
, and the other is in the metal-to-substrate capacitor, i.e., , and it can be derived as (7) Thus, the DCM of a planar inductor is as shown in Fig. 2(b) , and the equivalent capacitances and are derived. They can be expressed as Referring to (7), the total equivalent capacitance of the planar inductor can be expressed as (9) Actually, the inductors have the underneath path for connection. Thus, is composed of adjacent-track capacitance, i.e., and overlap one between the inductor and the underneath path, i.e., , where can also be calculated by DCM. In the same manner as stacked inductors [8] and miniature three-dimensional (3-D) inductors [9] , the total parasitic capacitance and can be accurately quantified. Without DCM, and of a planar inductor can be commonly treated as [10] (10) where is the unit area capacitance between the inductor and the underneath path. With the continuously shrinking metal spacing and thick top metal layer, ignoring the adjacent-track capacitance [11] is no longer valid. For planar inductors using the minimum metal spacing implemented in the top metal layer, with m, m, and , Fig. 3(a) shows the simulated percentage of over with different processes [12] , [13] - [15] , and the simulated percentage of over is also depicted in Fig. 3(b) . The simulation results clearly demonstrate the adjacent-track capacitance cannot be neglected in deep-submicron process and needs to be accurately quantified to capture the behaviors of inductors.
B. Design Guidelines Obtained From DCM
In the intuitive viewpoint of (1), the total parasitic capacitance in an inductor should be minimized. Based on this standpoint, some design guidelines can be obtained from DCM for planar inductors. In order to reduce , the metal spacing of an inductor should not be the minimum metal spacing, which actually plays an important role of in deep-submicron process. Furthermore, to attain a high-inductor, the inductor conduction loss can be reduced by increasing metal width. However, the wider metal width drastically increases the parasitic capacitance, thus degrading the self-resonant frequency. These tradeoffs can be accurately evaluated by DCM.
IV. MODEL VALIDIATION
In order to verify the accuracy, a large amount of planar inductors have been fabricated in a 0.35-m one-poly four-metal and 0.25-m one-poly five-metal CMOS processes as shown in 4 . The prototype chips also include the de-embed pads to calibrate the pad parasitic capacitance [16] . The parameters were measured by an HP8510C network analyzer and Cascade Microtech Probe Station using coplanar ground-signal-ground probes.
A. Equivalent Capacitance Formula Validation
The self-resonant frequency of an inductor can be determined as . In conjunction with inductance value (9), (10) can be applied to calculate the . Table I shows the measured and simulated and of planar, stacked, and miniature 3-D inductors [8] , [9] for cases with and without DCM to demonstrate the accuracy. The prediction error of with DCM is less than 8%, and the error without DCM is larger than 24%, at least. The prediction error of with DCM is less than 7%, and the error without DCM is larger than 12%, at least.
B. Factor Computation and Comparison
According to the compact inductor model, whose and are extracted from measured data [17] , the of the compact model of inductors can be acquired and are compared to the measured one. Fig. 5 shows the measured and simulated with It shows good agreements between the measured and simulated s, which are based on the DCM, and the other simulated s without DCM do not, especially at high frequencies. Table II shows the measured and simulated with and without the DCM to demonstrate the accuracy. The prediction error of factor with DCM is less than 9%, and the prediction error without DCM is at least larger than 27% at 6 GHz.
V. CONCLUSION
Below 2 GHz, there is not much deviation between the measured characteristics and the simulated ones with and without DCM. With the higher operating frequency exceeding 3 GHz, the simulated characteristics with DCM still agree well with the measured ones, but the simulated ones without DCM do not. By means of DCM, the adjacent-track capacitance and the inductor-to-substrate capacitance can be quantified accurately rather than estimated qualitatively.
